Uploaded image for project: 'Crucible'
  1. Crucible
  2. CRUC-6161

Add syntax highlighting for Verilog, SystemVerilog, and VHDL

XMLWordPrintable

    • Icon: Suggestion Suggestion
    • Resolution: Won't Fix
    • None
    • None
    • None

    • Our product teams collect and evaluate feedback from a number of different sources. To learn more about how we use customer feedback in the planning process, check out our new feature policy.

      (U) For crucible code reviews, it would be nice to have syntax highlighting for verilog, systemverilog and VHDL source code files.

        1. verilog.def
          4 kB
          Ryan Jackson
        2. vhdl.def
          3 kB
          Wilee Rail

              Unassigned Unassigned
              3ffb777e0cad Michael Hilton
              Votes:
              0 Vote for this issue
              Watchers:
              5 Start watching this issue

                Created:
                Updated:
                Resolved: